	L#	Hit	S arch Text	DBs
1	L1	1241	257/723.ccls.	USP AT; US-P GPU B
2	L3	8	1 and (processor\$1 with communication)	USP AT; US-P GPU B
3	L2	5	1 and (micro\$1processor\$1 with communication)	USP AT; US-P GPU B
4	L4	7	3 not 2	USP AT; US-P GPU B
5	L5	862	257/777.ccls.	USP AT; US-P GPU B
6	L7	8	5 and (micro\$1processor\$1 with communication)	USP AT; US-P GPU B
7	L6	7	5 and (processor\$1 with communication)	USP AT; US-P GPU B

	L#	Hit	S arch T xt	DB
8	L8	444	257/728.ccls.	USP AT; US-P GPU B
9	L9	1	8 and (processor\$1 with communication)	USP AT; US-P GPU B
10	L10	1	8 and (micro\$1processor\$1 with communication)	USP AT; US-P GPU B
11	L11	2	9 10	USP AT; US-P GPU B
12	L12	5	1 and ((communication adj (device\$1 chip\$1)) and (micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B
13	L13	8	1 and ((communication adj (device\$1 chip\$1 system\$1)) and (micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B
14	L14	3	13 not 12	USP AT; US-P GPU B

	L#	Hit	S arch T xt	DB
15	<b>L</b> 15	2	8 and ((communication adj (d vice\$1 chip\$1)) and (micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B
16	L16	30	((die\$1 dice) with (micro\$1processor\$1 processor\$1) with (communication\$1 adj (device\$1 system\$1)))	USP AT; US-P GPU B
17	L17	127	5 and microprocessor\$1	USP AT; US-P GPU B
18	L18	32	17 and (spacer\$1 interposer\$1)	USP AT; US-P GPU B
19	L19	8	18 and (communication\$1 telecommunication\$1)	USP AT; US-P GPU B
20	<b>L20</b>	404	333/247.ccls.	USP AT; US-P GPU B
21	L21	24	20 and (micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B

	L #	Hit	Sear h T xt	DB
22	L22	13	21 and (communication\$1 telecommunication\$1)	USP AT; US-P GPU B
23	L23	1857	343/702.ccls.	USP AT; US-P GPU B
24	L24	174	23 and (micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B
25	L25	3	24 and (die dice)	USP AT; US-P GPU B
26	L27	0	26 and (bare adj chip\$1)	USP AT; US-P GPU B
27	L26	29	24 and chip\$1	USP AT; US-P GPU B
28	L42	371	vigushin.xa.	USP AT; US-P GPU B

	L#	Hit	Sear h T xt	DB
29	L43	94	42 and (communication\$ telecommunication\$1)	USP AT; US-P GPU B
30	L44	4637 39	43 (cpu\$1 micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B
31	L45	40	43 and (cpu\$1 micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B
32	L46	517	361/803.ccls.	USP AT; US-P GPU B
33	L48	112	46 and (micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B
34	L47	128	46 and (cpu\$1 micro\$1processor\$1 processor\$1)	USP AT; US-P GPU B

	L #	Hit	S ar h T xt	DBs
1	L1	274	361/306.3.ccls.	USP AT; US-P GPU B
2	L2	102	1 and (pd palladium)	USP AT; US-P GPU B
3	L3	51	(anodiz\$5 with (palladium pd))	USP AT; US-P GPU B
4	L4	11	3 and (capacitor\$1 condenser\$1)	USP AT; US-P GPU B

	L #	Hits	S ar h T xt	DB
1	L1	1	5781255.pn.	USP AT; US-P GPU B
2	L2	0	1 and (platinum pt)	USP AT; US-P GPU B
3	L3	262	(anodiz\$5 with (platinum pt))	USP AT; US-P GPU B
4	L4	53	3 and (capacitor\$1 condenser\$1)	USP AT; US-P GPU B